

**Omega**



**ADC Measurements  
PARISROC Chip**

*Selma Conforti Di Lorenzo  
OMEGA/LAL Orsay*



*Orsay MicroElectronics Group Associated*

**TEST BOARD**

**TEST BENCH**



- **PMm<sup>2</sup>** : “*Innovative electronics for array of photodetectors used in High Energy Physics and Astroparticles*”.
- R&D program funded by French national agency for research (ref. ANR-06-BLAN-0186) (LAL, IPNO, LAPP , ULB Bruxells and Photonis) (2007-2010)
- Application : large water Cerenkov neutrino detectors (**more generally: exp. with large number of PMTs**)





# PARISROC architecture *mega*


Complete front-end chip with 16 independent auto trigger channels

Technology : **Austria-Micro-Systems (AMS) SiGe 0.35  $\mu$ m**

Area: 17 mm<sup>2</sup> (5mm  $\times$  3.4mm)


Power Supply: 3.3V




Package: CQFP 160





# ADC schematics





- **12-bit ADC:**  
 $2^{12} = 4096 * 25ns$  (40MHz clock) = **102.4  $\mu s$**
- **10-bit ADC:**  
 $2^{10} = 1024 * 25ns$  (40MHz clock) = **25.6  $\mu s$**
- **8-bit ADC:**  
 $2^8 = 256 * 25ns$  (40MHz clock) = **6.4  $\mu s$**






# ADC characterization



**DAC=500=1.4523V**  
**Number of acquisitions:**  
**10000**

**12 bit ADC (LSB=269μV)**  
**ADC\_UNITS=1961**  
**ΔADC\_units=5 (1.3mV)**





# 12-bit ADC Linearity (INL)



## 12 bit ADC

25 acquisitions


Vref\_ramp ADC=0.968V

Vmax\_ramp\_ADC=2.07V

LSB=269uV

Residuals: from -1.5 to 0.9 (ADC units)

Mean values of 25 acquisitions are plotted!!!!








# 10-bit ADC Linearity (INL)



**10 bit ADC**  
**25 acquisition**  
**Vref\_ramp ADC=0.980V**  
**Vmax\_ramp\_ADC=2.07V**  
**LSB=1.06mV**  
**Residuals: from -0.5 to 0.4 (ADC units)**







# 8-bit ADC Linearity (INL)



**8 bit ADC**  
**25 acquisition**  
**Vref\_ramp ADC=0.980V**  
**Vmax\_ramp\_ADC=2.07V**  
**LSB=4.26mV**  
**Residuals: from -0.5 to 0.5**



The ADC is suited to a multichannel conversion!!!!







# 10 bit-ADC Uniformity (II)



$Y(\text{fit ADC})=mx+q$  Each channel  
 $x_{\text{min}}=0.940\text{mV}$  ( $\sim v_{\text{ref\_start\_ramp}}$ ) (DAC voltage input level)  
 $y_{\text{min}}=21 \text{ UADC}$

## Slope vs channels


**10 bit ADC**  
**25 acquisition**  
**LSB=1.06mV**  
**Mean=936.17**  
**Rms=0.143=1\*10<sup>-4</sup>**



## Intercept vs channels

**10 bit ADC:**  
**25 acquisition**  
**LSB=1.06mV**  
**Mean=-859.841**  
**Rms=0.301=1\*10<sup>-4</sup>**









# 8 bit-ADC Uniformity (II)



## Slope vs channels


**8 bit ADC:**  
**25 acquisition**  
**LSB=4.26mV**  
**Mean=230**  
**Rms=0.056=2\*10<sup>-4</sup>**



## Intercept vs channels

**8 bit ADC:**  
**25 acquisition**  
**LSB=4.26mV**  
**Mean=-210**  
**Rms=0.069=3\*10<sup>-4</sup>**

## Complete chain: Autotrigger + T&H + Internal ADC






# Overall behavior (12-bit ADC)



**Linearity : 1% ; Noise 23 UADC (12 bit 269uV)**

**G<sub>pa</sub>=14 (C<sub>in</sub>=7pF , C<sub>f</sub>=0.5pF)  
Slow shaper=50ns**







# Overall behavior (10/8-bit ADC)





**G<sub>pa</sub>=14 (C<sub>in</sub>=7pF , C<sub>f</sub>=0.5pF)**  
**Slow shaper=50ns**

## 10-bit


**Linearity : 1% ;**  
**Noise 6 UADC (10-bit LSB=1.06mV)**

## 8-bit

**Linearity : 1% ;**  
**Noise 1.5 UADC (8-bit LSB=4.26mV)**




# Backup slides





# Digital part architecture(I)



- 16 channels managed independently
- 2 state machine dedicated to handle one channel: Write and Read
- SCA depth of 2 for time and charge measurement
- SCA management like FIFO
- 24bits Timestamp counter @ 10 MHz (1.67s)
- 32 registers of 24 bits to save coarse time for each depth of SCA
- 32 registers of 12 bits to store converted data: 16 charge and 16 fine time
- 40 MHz clock for ADC + SCA management
- 10 MHz clock for Timestamp + Readout



- 4 modules: *Acquisition, Conversion, Read Out and Top manager.*
- Acquisition: Analog memory
- Conversion: Analog charge and time into 12 bits digital value saved in register (RAM)
- Read Out: RAM read out to an external system

## Selective Read Out

- Only hit channels are readout
- Readout clock : 10 MHz
- Max Readout time (16 ch hit) : 100 us
- 52 bits of data / hit channel (all gray)
- Readout format (MSB first) : 4 bits channel # +  
24 bits timestamp +  
12 bits charge +  
12 bits time

